Eshan College of Engineering

(Approved by AICTE, New Delhi, Affiliated to Dr. A.P.J Abdul Kalam Technical University, Lucknow)
Sahzadpur Pauri, NH-2, Agra-Mathura Highway, Mathura-281122, Uttar Pradesh
Website: www.eshancollege.com



Sample of Content Beyond Syllabus offered in the Institute



Eshan College of Engineering, Farah

Department of Computer Science & Engineering


Subject Name (Code): OPERATING SYSTEM (KCS401)

Contents beyond Syllabus

- 1. Abstract view of the components of a computer system
- 2. Computer system structure
- 3. I/O interrupt
- 4. Monitors
- 5. Address binding mechanism

Coure Teacher





The components of a computer system are its how, sow, and data. The 0.5 provides the means for the proper use of these resources in the op^2 of the computer system.

For PC having one user, the OS is designed for ease of use' with no altertion paid to nesource utilization, and some attention paid to performance.

For users sit at a terminal connected to a mainframe or minitoripator white other users are accurring the same minitoripator white other users are accurring the same computer through other terminals, OS is designed to maximize trusowed whilesolven?

Users set at workstations, connected to other workstations or sorrers, have dedicate necessaries at their disposal, but they also share common gusowers such as networking and


sources. So as is designed to compromise between individual usability and resource utilization.

For hendhold devices used singly by individual users, the OS are disigned mostly for individual usability, but performance per amount of battery life is important as well.

Some computers have little or no user view of embedded computers in home devices and automobiles. Thus OS are designed to run without user intervention.


System view. The OS is the program that is most intervent as with the hordware. Os can be viewed as intervente with the hordware. Os can be viewed as intervente a tresource allocator.

An OS is a control program that manages the execution of user programs to prevent covers and improfer use of the computer.



A computer bystem has a cru st no of device controllers that core connected through a common bus that provides access to shared money. The cru a device controllers can execute concurrently completely for namely cycles - territy comballers synchronize access to the money.

Bootstrap Engram. When a compider is present up or neboot. It meets to have an initial program to new . This is bootstrap program which interes in ROM. It initializes all aspects of program which interes in registers to device controllers to numery the system, from CPV mysters to device controllers to numery the system, from cPV mysters how to load the OS and contacts. This program must know how to load the OS and contacts. This program must know how to load the OS and to start executing the system. For this, bootstrap program must dotate it lead into mining the OS termed. The OS must dotate it lead into mining the OS termed. The OS termed. The OS termed. The OS termed to higher the first process.



AD


In asynchronous I/O, the control is returned to user program without waiting for the I/O to complete. The I/O then can continue while other system operations occur. Asynchronous I/O increases system efficiency.

Dual-Mode operation - This approach allows us to differentiate among various modes of operations. We need two operation modes were mode and monitor mode (also called supervisor mode, system mode, or privileged mode). It bit called the mode bit is added to the how of computer to and cate the coverent mode: monitor (0) or user (1). With mode bit, we are able to distinguish blue a task that is executing on behalf of 05, and one that is executed on behalf of user.

At bystem boot time, the how plants in monitor mode. The OS is then loaded, and starts were processes in user mode. Whenever a trap or interrupt occurs, the how purches from user mode to mentor mode: so, whenever OS gams control of computers, it is in monitor mode. The system always righters to user mode before

Pussing control to a user program

User mode, Creating a top of using any application begins when the user application requests for a service from the or or an interrupt occurs or Egston Call their fromship from user to terril mode



In asynchronous Ito, the control is returned to user program without waiting for the Ito to complete. The Ito then can continue while other system operations occur. Asynchronous Ito increases system efficiency.

Dual-Mode operation - This approach allows us to differentiate among various modes of operations. We need two operation modes: when mode and monitor mude (also called supervisor mode, system mode, or previleged mode). A bit called the mode hit is added to the how of computer to endeate the coverent mode: monitor (a) or user (17). With mode bit, we are able to distinguish blue a task that is executing on behalf of 05, and one that is executed on behalf of user.

At bystem boot time, the how placets in morntor mode. The OS is then loaded, and starts were processes in user made. Whenever a trap or interrupt occurs, the how switches from user mode to mender mode is, whenever OS gains control of computers, it is in menter mode. The system always switches to user mode before

passing control to a users paragraphs

User mode. Creating a lept a many any application hop

When the users application negative for a connection me as as an interrupt among
or Egistern Call other forms than from users to hornel mode

Monitors - Monitor type as a high level synchronization construct A monitor is characterized by a set of programmor defined operators. The representation of monitor type consists of declaration of variables whose value defines the state of an instance of the type, as well as the bodies of procedures or functions that implement operations on the type. The system of a monitor is -

monitor monitor-name

Shared variable declarations

procedure body P1 (--)

1 -- 3

procedure body P2 (--)

1 -- 3


procedure body Pn (--)

1 -- 3

initialization code

3

The monitor construct ensures that only one process at a lime can be active within the monitor. The programmen does not need to cade this synchronization constraint explicitly. However, the monitor construct is not sufficiently proceeded for modeling some synchronization, schemes



To mind synchronization actions, we use consistion constancts.

It programmes who weaks he wishe he one a synchronization.

Actions can define the or make minimibility of type consistion to constitue A.I.

The early of the test and he species on a consistent established and the second of the



Air Pander with mobiles wrendle

When a process Percentage is regard () of from as a composited brown to a process for advantaged and considering to these area has provided as for a first analysis and the boson of a marriage of analysis for analysis considering


2 5 either annits with P leaves the member or work for worther

Morry Museument Maloone Flerich ; Marchanism It haveness may be record him seed to making away the assertion. The collection of providen the the high that is wally to be arought such minutes for executive from the expect of an their system allow a course promise in second in any provide of the shipping responsy restraigh the physical coldinary there is in computer where we are no in final authorise of some present down and would be be transport of some program you being following assess of the way a country Township Spein a superial of ANALY CAR of the sales of the sales the Public process of a sea payment

Addresses may be represented in different virys during these steps. The birding of instructions and data to memory addresses can be done at any step along the way.

- 1 Compile time If you know at the compile time where the process will reside in memory, then absolute code and be generaled.
- Load time If we don't know at compile time where the process will reside in memory, then compiler must generate belocatable code. In this case final binding is delayed until load time.
- 3- Execution time If a process can be moved from one memory segment to another during its execution, then binding must be delayed until run time.

Logical - versus Physical - Address Space



dia-Dynamic relocation using a relocation register

An address generated by the CPU is referred to as logical address. An address oxen by the computer memory unit ic, the address loaded into memory address register of the memory as called as 'physical address'. The set of all logical address generated by a program is a logical-address space'. The set of all physical addresses

corresponding to these legical addresses is a physical-address space.

The run time mapping from virtual (logical) to physical addresses is done by "memory-management unit" (MMU). The value in the relocation register is added to every address generated by a user process.

The ever program deals with logical addresses. Logical addresses range from O to max and physical address transper from R+O to R+ max for a base value R.


Dynamic Loading. To obtain better memory space utilization dynamic loading is used there instead of loading the entire program and data of a process in physical memory, all noutines are kept on disk. A resultine is not loaded into memory until it is called.

Advantages . I An woured reputine is never loaded."
2- This method is useful when large amounts of code one needed to handle infrequently occurring cares.

Overlay. To creable a process to be larger than the amount of memory allocated to it, we can be overlays. The idea is to keep in memory only those instructions and data that are needed at any given time. When other instructions are needed, they are loaded into space occupied by previously by instructions that are no longer needed.

Swapping. A process needs to be in merrory to be executed It can be swapped temporarily out of memory to a backey store, and then brought back into memory for continued execution equin multiprogramming environment with a nound-notin CPU scheduling Surpping may also occur in case tigher priority processes arrive and wants the service. Thus the higher-priority

process finishes, the lower-priority process our ke surplied back in and continued This is called "nell out, rell in".



Swapping reeduces a backery blook. It must be large enough to accommedate copies of all numery emages for all wers, and it must possible direct excess to these memory images

Conliguous memory allocation. Each degleal object is placed in a ret of manage locations with consecutive addresses Non-Contiguous Memory allocation.

Eshan College of Engineering, Farah

Department of _MECHANICAL ENGINEERING

Course Code_KME-503

Course Name: B.TECH

Subject: Industrial Engineering

Contents Beyond Syllabus


· Production and Operations planning

· International production and operation management

Materials handling


Manufacturing industries


Course Teacher






Production and Operations planning







International production and operation management




Figure 17.1 The International Operations
Management Process



Operations Management

Operations management is the set of activities an organization uses to transform different kinds of inputs (materials, labor, and so on) into final goods and services.

International operations management refers to the transformation-related activities of an international firm.

Materials handling

materials handling, the movement of raw goods from their native site to the point of use in manufacturing, their subsequent manipulation in production processes, and the transfer of finished products from factories and their distribution to users or sales outlets. materials






<u>Material handling</u> is the movement, protection, storage and control of materials and products throughout manufacturing, warehousing, distribution, consumption and disposal. As a process, material handling incorporates a wide range of <u>manual</u>, semi-automated and <u>automated</u> equipment and systems that support logistics and make the supply chain work. Their application helps with:


- Forecasting
- · Resource allocation
- · Production planning
- · Flow and process management
- Inventory management and control
- Customer delivery
- After-sales support and service

Manufacturing industries

Process of Manufacturing in Aluminium Industry



Types Of Manufacturing Processes



Eshan College of Engineering, Farah

Department of Computer Science & Engineering

Subject Name (Code): Discrete Structures and Theory of Logic(KCS303)

Contents beyond Syllabus

- 1. Venn Diagram
- 2. Properties of Permutations
- 3. Half Adder, Full Adder and Binary Adder
- 4. Derived Connectives
- 5. Traveling Salesman Problem

Course Teacher





Verm Diagram. Symbol. Set B is a proper subject of A BCA The Complement of Sot A The difference of Set A and B A The Union of SetsARB AUB ne intersection of Sots Aando ANB ne Symmetric difference of ADB. Sets A and B

469

In general, a permutation f on the set $\{1, 2, 3, \dots, n\}$ can be written as $f = \begin{cases} 1 & 2 & 3 & \dots & n \\ f(1) & f(2) & f(3) & \dots & f(n) \end{cases}$

Obviously, the order of the column in the symbol is immaterial so long as the corresponding spending of Two Permutations

Let f and g be two permutations on a set X. Then f = g if and only if f(x) = g(x) for all x in X. Example 40. Let f and g be given by

Example 2.3 at
$$f = \begin{pmatrix} 1 & 2 & 3 & 4 \\ 2 & 3 & 4 & 1 \end{pmatrix}$$
 $g = \begin{pmatrix} 3 & 2 & 1 & 4 \\ 4 & 3 & 2 & 1 \end{pmatrix}$
Evidently $f(1) = 2 = g(1)$, $f(2) = 3 = g(2)$
 $f(3) = 4 = g(3)$, $f(4) = 1 = g(4)$
Thus $f(x) = g(x)$ for all $x \in \{1, 2, 3, 4\}$ which implies $f = g(3)$

Identity Permutation

If each element of a permutation be replaced by itself. Then it is called the identity permutation and is denoted by the symbol I. For example,

$$I = \begin{pmatrix} a & b & c \\ a & b & c \end{pmatrix}$$
 is an identity permutation.

Product of Permutations (or Composition of Permutation)

The product of two permutations f and g of same degree is denoted by $f \circ g$ or fg, meaning first perform f and then perform g.

$$f = \begin{pmatrix} a_1 & a_2 & a_3 \dots a_n \\ b_1 & b_2 & b_3 \dots b_n \end{pmatrix},$$

$$g = \begin{pmatrix} b_1 & b_2 & b_3 \dots b_n \\ c_1 & c_2 & c_3 \dots c_n \\ c_1 & c_2 & c_3 \dots c_n \end{pmatrix}$$

$$f \circ g = \begin{pmatrix} a_1 & a_2 & a_3 \dots a_n \\ c_1 & c_2 & \vdots \dots c_n \end{pmatrix}$$

Then

For, f replaces a_1 by b_1 and then g replaces b_1 by c_1 so that $f \circ g$ replaces a_1 by c_1 . Similarly fog replaces a_2 by c_2 , a_3 by c_3 , ... a_n by c_n .

Clearly fog is also a permutation on S

It should be observed that the permutation g has been written in such a manner that the second low of f coincides with the first row of g. This is most essential in order to find $f \circ g$.

If we want to write gf, then f should be written in such a manner that the second row of g must be bineded with the first row of f.

Example 41. Find the product of two permutations and show that it is not commutative

$$f = \begin{pmatrix} 1 & 2 & 3 & 4 \\ 2 & 1 & 4 & 3 \end{pmatrix} \text{ and } g = \begin{pmatrix} 1 & 2 & 3 & 4 \\ 3 & 2 & 1 & 4 \end{pmatrix}$$
$$fg = \begin{pmatrix} 1 & 2 & 3 & 4 \\ 2 & 1 & 4 & 3 \end{pmatrix} \begin{pmatrix} 1 & 2 & 3 & 4 \\ 3 & 2 & 1 & 4 \end{pmatrix}$$

Solution.

$$= \begin{pmatrix} 1 & 2 & 3 & 4 \\ 2 & 1 & 4 & 3 \end{pmatrix} \begin{pmatrix} 2 & 1 & 4 & 3 \\ 2 & 3 & 4 & 1 \end{pmatrix} = \begin{pmatrix} 1 & 2 & 3 & 4 \\ 2 & 3 & 4 & 1 \end{pmatrix}$$

$$gf = \begin{pmatrix} 1 & 2 & 3 & 4 \\ 3 & 2 & 1 & 4 \end{pmatrix} \begin{pmatrix} 1 & 2 & 3 & 4 \\ 2 & 1 & 4 & 3 \end{pmatrix}$$

$$= \begin{pmatrix} 1 & 2 & 3 & 4 \\ 3 & 2 & 1 & 4 \end{pmatrix} \begin{pmatrix} 3 & 2 & 1 & 4 \\ 4 & 1 & 2 & 3 \end{pmatrix}$$

$$= \begin{pmatrix} 1 & 2 & 3 & 4 \\ 4 & 1 & 2 & 3 \end{pmatrix} .$$

We observe that fg = gf.

This shows that the product of two permutations is not commutative. But it can be shown that permutation multiplication is associative.

 $(P_1 P_2) P_3 = \begin{bmatrix} \begin{pmatrix} 1 & 2 & 3 \\ 1 & 2 & 3 \end{pmatrix} \begin{pmatrix} 1 & 2 & 3 \\ 2 & 3 & 1 \end{bmatrix} \begin{bmatrix} 1 & 2 & 3 \\ 3 & 1 & 2 \end{bmatrix}$ and $= \begin{pmatrix} 1 & 2 & 3 \\ 2 & 3 & 1 \end{pmatrix} \begin{pmatrix} 1 & 2 & 3 \\ 3 & 1 & 2 \end{pmatrix} = \begin{pmatrix} 1 & 2 & 3 \\ 1 & 2 & 3 \end{pmatrix}$ $P_1 (P_2 P_3) = (P_1 P_2) P_3$

nverse Permutation

Since a permutation is one-one onto map and hence it is inversible, Le., every permutation

$$P = \{a_1, a_2, \dots, a_n\}$$

 $\mathbf{P} = \{a_1, a_2, \dots, a_n\}.$ has a unique inverse permutation denoted by f^{-1} .

 $f = \begin{pmatrix} a_1 & a_2, \dots, a_n \\ b_1 & b_2, \dots, b_n \end{pmatrix}$ $f^{-1} = \begin{pmatrix} b_1 & b_2, \dots, b_n \\ a_1 & a_2, \dots, a_n \end{pmatrix}$ Thus if then

otal Number of Permutations

Let X be a set consisting of n distinct elements. Then the elements of X can be permuted at stinct ways. If S_n be the set consisting of all permutations of degree n, then the set S_n will have stinct permutations of degree n. This set S_n is called the symmetric set of permutations of degree

For example, if $A = \{1, 2, 3\}$, then $S_3 = \{p_0, p_1, p_2, p_3, p_4, p_5\}$ where

$$p_0 = I_A = \begin{pmatrix} 1 & 2 & 3 \\ 1 & 2 & 3 \end{pmatrix} \quad p_1 = \begin{pmatrix} 1 & 2 & 3 \\ 2 & 3 & 1 \end{pmatrix} \quad p_2 = \begin{pmatrix} 1 & 2 & 3 \\ 3 & 1 & 2 \end{pmatrix} \quad p_3 = \begin{pmatrix} 1 & 2 & 3 \\ 1 & 3 & 2 \end{pmatrix}$$

$$p_{k} = \begin{pmatrix} 1 & 2 & 1 \\ 1 & 2 & 1 \end{pmatrix} = p_{k} = \begin{pmatrix} 1 & 2 & 1 \\ 2 & 1 & 1 \end{pmatrix}$$

or salimplication table for the composition

	Mul Po	tiptic	ation	Tab	tions le for	$\frac{m}{S_1}$ is as given $\frac{m}{S_1}$	hel
Pa	$\frac{p_0}{p_0}$	n		p_1	$p_{\rm A}$	P4	
P_1	Po Pr	Ps.	<i>P</i> ₃	p_1	$p_{\rm a}$	\overline{p}_{ϵ}	
	$\begin{array}{ c c c } P_2 \\ P_3 \\ P_4 \end{array}$						
p_4	P4 P5	p.	f),	1/0	P	<i>P</i> ₂	
ps	P ₅	p_{λ}	p_{λ}	D.	120	<i>h</i>	

the lable shows that

The multiplication of any two permutations of S_3 gives a permutation of S_3 . So, S_3 is closed with respect to multiplication.

Associativity law holds for $(p_1 p_3) p_4 = p_5 p_4 = p_6$ and $p_1 (p_3 p_4) = p_6 p_5 = p_6$

Hentity element exists, p_0 when composed with any permutation gives that permutation of freely permutation has its own inverse.

Hence S_i is a group. It is a non-commutative group since $p_1p_2 * p_2p_3$, $p_1p_2 * p_2p_3$

is the a set of degree n. Let P_n be the set of all permutations of degree n on A. Then $(P_n)^*$ called a permutation group and the operation * is the composition (multiplication) of same. This is proved in the following theorem.

Theorem 12.21. The set P_n of all permutation on n symbols is finite group of order n! with as the binary composition of permutations. For $n \le 2$, P_n is abelian and for $n \ge 2$ it is always

resoftet $X = \{a_1, a_2, a_3, \dots, a_n\}$ is a finite set. Since the different arrangements of the as of X are n!, then the number of distinct permutations of degree n will be n!. If P_n is the A sign permutations, then P_n has n! distinct elements.

Gaure Property: Let f and g be any two permutations in P_n where

$$f*\begin{bmatrix} b_1 & b_2 & b_3 & \dots & b_n \\ c_1 & c_2 & c_3 & \dots & c_n \end{bmatrix}$$
 and $g=\begin{bmatrix} a_1 & a_2 & a_3 & \dots & a_n \\ b_1 & b_2 & b_3 & \dots & b_n \end{bmatrix}$

18 is permutations of degree n. Then,

$$b_{1} = \begin{pmatrix} b_{1} & b_{2} & \dots & b_{n} \\ c_{1} & c_{2} & \dots & c_{n} \end{pmatrix} \begin{pmatrix} a_{1} & a_{2} & \dots & a_{n} \\ b_{1} & b_{2} & \dots & b_{n} \end{pmatrix} = \begin{pmatrix} a_{1} & a_{2} & \dots & a_{n} \\ c_{1} & c_{2} & \dots & c_{n} \end{pmatrix}$$

*** a_1, c_2, \ldots, c_n are also of arrangement of n elements $a_1, a_2, \ldots a_n$ of X, then f_0 is a series of degree n.

 $\operatorname{fin} fg \in P_{n} \text{ for all } f, g \in P_{n}$ Fig. P_n for all $f, g \in P_n$.

See P_n is closed for the composition known as product of two permutations.

Section (1).

$$f = \begin{pmatrix} c_1 & c_2 & \dots & c_n \\ d_1 & d_2 & \dots & d_n \end{pmatrix}, g = \begin{pmatrix} b_1 & b_2 & \dots & b_n \\ c_1 & c_2 & \dots & c_n \end{pmatrix} \text{ and } h = \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix}$$

the permutations of degree n, then

$$f_{S} = \begin{pmatrix} c_{1} & c_{2} & \dots & c_{n} \\ d_{1} & d_{2} & \dots & d_{n} \end{pmatrix} \begin{pmatrix} b_{1} & b_{2} & \dots & b_{n} \\ c_{1} & c_{2} & \dots & c_{n} \end{pmatrix} = \begin{pmatrix} b_{1} & b_{2} & \dots & b_{n} \\ d_{1} & d_{2} & \dots & d_{n} \end{pmatrix}$$

$$(f_{S}) h = \begin{pmatrix} b_{1} & b_{2} & \dots & b_{n} \\ d_{1} & d_{2} & \dots & d_{n} \end{pmatrix} \begin{pmatrix} a_{1} & a_{2} & \dots & a_{n} \\ b_{1} & b_{2} & \dots & b_{n} \end{pmatrix} = \begin{pmatrix} a_{1} & a_{2} & \dots & a_{n} \\ d_{1} & d_{2} & \dots & d_{n} \end{pmatrix}$$
Also
$$gh = \begin{pmatrix} b_{1} & b_{2} & \dots & b_{n} \\ c_{1} & c_{2} & \dots & c_{n} \end{pmatrix} \begin{pmatrix} a_{1} & a_{2} & \dots & a_{n} \\ b_{1} & b_{2} & \dots & b_{n} \end{pmatrix} = \begin{pmatrix} a_{1} & a_{2} & \dots & a_{n} \\ c_{1} & c_{2} & \dots & c_{n} \end{pmatrix}$$

$$f(gh) = \begin{pmatrix} c_{1} & c_{2} & \dots & c_{n} \\ d_{1} & d_{2} & \dots & d_{n} \end{pmatrix} \begin{pmatrix} a_{1} & a_{2} & \dots & a_{n} \\ c_{1} & c_{2} & \dots & c_{n} \end{pmatrix} = \begin{pmatrix} a_{1} & a_{2} & \dots & a_{n} \\ d_{1} & d_{2} & \dots & d_{n} \end{pmatrix}$$
Now seem (1) and (2) we get $(f_{S}) h = f(gh)$

Now from (1) and (2), we get (fg) h = f(gh)Hence, the composition is associative in P,

Existence of Identity

The identity permutation of degree n is the identity element of P_n

Let
$$f = \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix}$$
 and $I = \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ a_1 & a_2 & \dots & a_n \end{pmatrix}$
Then $f I = \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix} \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ a_1 & a_2 & \dots & a_n \end{pmatrix} = \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix} = f$
Also $I f = \begin{pmatrix} b_1 & b_2 & \dots & b_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix} \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix} = \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix} = f$
Thus $f I = I f = f$

Existence of Inverse

Let $f = \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix}$ be a permutation of degree n then the perm

$$f^{-1} = \begin{pmatrix} b_1 & b_2 & \dots & b_n \\ a_1 & a_2 & \dots & a_n \end{pmatrix}$$
 is also a permutation of degree n .

Now,
$$f f^{-1} = \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix} \begin{pmatrix} b_1 & b_2 & \dots & b_n \\ a_1 & a_2 & \dots & a_n \end{pmatrix} = \begin{pmatrix} b_1 & b_2 & \dots & b_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix} = 1$$
Also, $f^{-1} f = \begin{pmatrix} b_1 & b_2 & \dots & b_n \\ a_1 & a_2 & \dots & a_n \end{pmatrix} \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ b_1 & b_2 & \dots & b_n \end{pmatrix} = \begin{pmatrix} a_1 & a_2 & \dots & a_n \\ a_1 & a_2 & \dots & a_n \end{pmatrix} = 1$

Therefore, f^{-1} is the inverse of f.

Therefore $(P_n, *)$ is a group of order n! with respect to composition of permutations. If the set P_n has only one element and for n = 2, the number of elements in P_n is 2.

We know that every group of order one or of order two is abelian. Thus $(P_n, *)$ is group for $n \le 2$.

For $n \ge 2$, $(P_n, *)$ is not an abelian group as composition of permutation is not a comoperation Le. fg # gf.

The group $(P_n, *)$ is also called symmetric group of degree n and denoted by S_n

Half Adder

A half adder is a logic circuit that adds 2 bits. Table 3.21 shows the addition of two bits. Columns 1 and 2 of Table 3.12 give the values of two input bits, column 3 gives the sum of these two bits, and column 4 the carry bit. This table is called a half adder truth table. Even though the inputs and outputs are binary numbers, they may be taken as depicting truth values of 0 and 1 for developing the boolean expressions for C and S. By inspection of Table 3.20.

$$S = A' \cdot B + A \cdot B' = A \oplus B$$

 $C = A \cdot B$

h	put	Output		
A	В	S	C	
		(Sum)	(Carry)	
0	0	0	0	
0	1	1	0	
1	0		0	
1		0	1	

Table 3.20. A half adder truth table

A logic circuit which uses logic gates to implement the half adder is shown in Fig. 3.55.

It can also be seen from Table 3.21 that the sum of two binary digits can be represented by the output of an XOR gate, and the carry output can be represented by the output of an AND gate, i.e., if same two inputs are applied to XOR and AND gates, the output of XOR gate will represent the sum and the AND gate will represent the carry.

Suppose A = 1100 and B = 1011. The half adder produces a sum of 1 and carry of 0, then first full adder produces a sum of 1 and a carry of 0, the second full adder produces a sum of 1 and a carry of 0, and the third full adder produces a sum of 0 and a carry of 1. The overall output is 10111.




Fig. 3.64. Adding 12 and 11 to get 23

A four bit binary adder can also be built by combining four full adders (Fig. 3.65) the first full adder acts as a half adder as its carry input is held at logic 0 level.





Fig. 3.65. Four-bit parallel adder using four full adders



· NOR [Exclusive OR]:> Assume p and 9 be too ne exclusive or (XDR) at panda, denoted by p. 609 moposition that is true when exactly one APP = JOB Commundates 19/9=18/9K

Travelling - Salesman Problem The Aroavelling Selesman Poolson is Simply a Combinational poolsern based upon the Cricoft of Hamiltonian Circuit It States Hist " A Salesman wants to visit Some Cities alletted to him Cyclically. The Mylance between every pair of Cites is Known to him. His problem is to I construct a Hair that Starts from his home Lown (aby) paring through each city exactly once and roturn back to the Stanking point by Covering the Shortest durance" Solution -> 1) Kets Stand with Vertex a 2) Choose the Vertex cloud to Vertex a, by Calculating the Weights af the edges riverbent from a. The adjacent Vertices are b, c and d w(a,b) = 6, w(a,c) = 3, w(a,d) = 4 Min. weight = 3 ie. between a and c. So next vertex is c. Join a and c to abtain a post of leight one

As use can See the weights are equal for both the edges. So we can choose one of the edges arbitrary. Nots join the Vertex of from C to ablain a poll of leight 2 Now from Vertex of there is a Single chaine Verlex ethrough edge (de) The Vertices adjacent

It is clear that the fall shows in above fig is the Hamiltonian Polli as it includes all the Vertices of G. To Oblain Hamiltonian Cread Join the Jewa Lemmila Witres of the Hamiltonian freth and we are done The Hamiltonian Circuit Constructed is Shown in

Eshan College of Engineering, Farah

Department of _MECHANICAL ENGINEERING

Course Code_KME-302

Course Name: B.TECH

Subject: Fluid Mechanics

Contents Beyond Syllabus

• Measurements of Pressure using Manometers.

Energy losses in fluids and flow measuring devices.


Course Teacher





Measurements of Pressure using Manometers

he most common form of a sealed-tube manometer is the conventional mercury barometer used to measure atmospheric pressure. A manometer can be designed to directly measure absolute pressure. The manometer in Figure 5 measures the pressure compared to zero absolute pressure in a sealed leg above a mercury column,



Energy losses in fluids and flow measuring devices

ENERGY LOSS


According to the law of conversation of energy, energy balance have to be properly calculated fluids experiences energy losses in several ways while flowing through pipes, they are

- Ø Frictional losses
- Ø Losses in the fitting
- Ø Enlargement losses
- Ø Contraction losses

Flow Measuring Devices


Venturi Meter:


- This device consists of a conical contraction, a short cylindrical throat and a conical expansion.
- The fluid is accelerated by being passed through the converging cone.
- The velocity at the "throat" is assumed to be constant and an average velocity is used.
- The venturi tube is a reliable flow measuring device that causes little pressure drop. It is used widely particularly for large liquid and gas flows.



 $V_2 = C_d \sqrt{\frac{2(P_1 - P_2)}{\rho [1 - (A_2 / A_1)^2]}}$

Where the discharge coefficient, $C_d = f(Re)$, can be found in Figure shown later 10





Energy Equation for Stationary Closed Systems:

$$Q-W=\Delta U$$
 [kJ]

where: Q is the Heat Transferred to the System

W is the Work Done by the System

 ΔU is the Change of Internal Energy

Dividing each term by the system mass m [kg] we obtain the specific form of the Energy Equation:

$$q - w = \Delta u$$
 $\begin{bmatrix} kJ \\ kg \end{bmatrix}$